



| | |
|------------|-------------------|
| ISBN | 978-81-929866-1-6 |
| Website | icsscet.org |
| Received | 10 - July - 2015 |
| Article ID | ICSSCET033 |

| | |
|----------|---------------------|
| VOL | 01 |
| eMail | icsscet@asdf.res.in |
| Accepted | 31- July - 2015 |
| eAID | ICSSCET.2015.033 |

A Level-up Shifter using MTCMOS Technique for Power Minimization

T.Arthi¹, N.Preetha²

^{1,2}Assistant Professors, Department of ECE
Karpagam Institute of Technology, Coimbatore

Abstract- Level shifter is an interfacing circuit which can interface low core voltage to high input-output voltage. It allows communication between different modules without adding up any extra supply pin. The main objective of the work is to minimize power dissipation in shifter circuit, which is due to different supply voltages in the circuit. The proposed method uses MTCMOS technique, which is one of the low power design technique to achieve power minimization. The new circuit uses the multi-threshold CMOS technique to provide a wide voltage conversion. The proposed design is implemented in CADENCE Virtuoso 180-nm CMOS technology. The new LS reaches a propagation delay value of 17 ns, a static power dissipation of only 115.3 pW, for a 1-MHz input pulse.

Keywords- Level Shifter, Sub-threshold, MTCMOS, low power, low voltage.

I. INTRODUCTION

The most direct way to reduce power dissipation in digital LSIs is to reduce supply voltage. Several low power design techniques were used. Sub-threshold LSI is the most widely used in power aware applications. However there are a number of design challenges imposed and several studies were carried out. Among the techniques known in the literature to reduce power consumption, those based on power supply voltage reduction are considered very effective even though they can severely penalize speed performances. An alternative approach, known as the multi-supply voltage domain technique, consists of partitioning the design into separate voltage domains (or voltage islands), each operating at a proper power supply voltage level depending on its timing requirements. A key challenge in the design of efficient multiple-supply circuits is minimizing the cost of the level conversion between different voltage domains while maintaining the overall robustness of the design. To such a purpose, level shifter (LS) circuits have to be used. Traditionally, level shifter circuits were used to allow chip core signals to be transmitted to the outside world through the pad ring, which often operated with different voltage levels.

II. CONVENTIONAL LEVEL SHIFTER METHOD

The conventional LS (Level Shifter) circuit consists of level conversion circuit and a logic error correction circuit (LECC) [3]. The complementary input signals (IN and INB) and the output signal (OUT) are applied to the LECC. Figure 1 shows the schematic of the conventional level shifter circuit. The operation principles of the circuits are described in the following sections.

This paper is prepared exclusively for International Conference on Systems, Science, Control, Communication, Engineering and Technology 2015 [ICSSCET] which is published by ASDF International, Registered in London, United Kingdom. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage, and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honoured. For all other uses, contact the owner/author(s). Copyright Holder can be reached at copy@asdf.international for distribution.

2015 © Reserved by ASDF.international

Cite this article as: T Arthi, N Preetha. "A Level-up Shifter using MTCMOS Technique for Power Minimization." *International Conference on Systems, Science, Control, Communication, Engineering and Technology (2015)*: 155-158. Print.




Fig. 1 Schematic of conventional Level Shifter Circuit

The LECC, which is shown on the left in Fig. 1, consists of two circuit blocks:

- a low logic error correction circuit (LLECC) and
- a high logic error correction circuit (HLECC).

The LECC generates an operating current such that IN and OUT correspond to each other. When the output logic level of the LS circuit corresponds to the input logic level, the LECC does not supply current. When they do not correspond, the LECC detects the logic error, and the LLECC or HLECC supplies an operating current. In other words, the LECC supplies an operating current only when the input and output logic levels do not correspond to each other. When IN and OUT correspond, the LECC does not supply any current to the level conversion circuit. However, in fact, leakage current flows in the circuit. However, when the input voltage signal is high, the output node of the current mirror floats, thus negatively impacting the overall power consumption.

The level conversion circuit, is based on a conventional two-stage comparator circuit which generates output voltage signal, OUT, according to the difference in the voltage of IN and INB. The output voltage is determined by the drive currents of pull-up transistor MP6 and pull-down transistor MN8, and the currents flowing in MP6 and MN8 depend on current flowing through MP2.

A. Drawbacks

In this conventional comparator design, a current reference circuit needs to operate steadily. However, because the current reference circuit dissipates static current and increases power dissipation, it proves impractical to use.

III. PROPOSED LEVEL SHIFTER CIRCUIT WITH MTCMOS TECHNIQUE

The circuit diagram of proposed level shifter circuit based on MTCMOS technique is shown in figure 2.




Figure 2. Schematic of Proposed Level Shifter Circuit based on MTCMOS Technique

A. Input Inverter

The input inverter consists of PMOS and NMOS transistors. They are driven by a lower supply voltage VDDL. The source of the PMOS transistor is connected to low supply voltage and the drain of NMOS is connected to ground.

B. LECC (Logic Error Correction Circuit)

The LECC is driven by IN, INB, and OUT. The LECC generates an operating current such that IN and OUT correspond to each other. When the output logic level of the LS circuit corresponds to the input logic level, the LECC does not supply current. When they do not correspond, the LECC detects the logic error.

C. Voltage Conversion Stage

The voltage conversion circuit is based on DCVS (Differential Cascode Voltage Switch) logic. The circuit is designed with low-voltage threshold (lvt), standard voltage threshold (svt), and high-voltage threshold (hvt) transistors. To provide fast differential low-voltage input signals and to increase the strength of the pull-down network of the main voltage conversion stage, the input inverter was created using lvt devices. To reduce the effect of cross bar current flowing in the nodes NH and NL, two lvt PMOS devices are adopted.

D. Output Inverter

Cite this article as: T Arthi, N Preetha. "A Level-up Shifter using MTCMOS Technique for Power Minimization." *International Conference on Systems, Science, Control, Communication, Engineering and Technology (2015): 155-158. Print.*

The voltage conversion stage is connected to the output inverter so as to measure the required output of the proposed circuit.

IV. RESULTS

The proposed circuit is implemented in CADENCE – Virtuoso tool and implemented in 180 nm CMOS technology. Figure 3 shows the schematic drawn in Cadence tool. The circuit dissipates 115.3pW of static power with the supply voltage of less than 2V(1.8V). The fig.4 and fig. 5 shows the simulated waveform in Cadence and power spectral graph. Table 1 shows the performance comparison of various level shifter circuits. The table shows a considerable reduction in static power.




Figure 3. Schematic Circuit drawn in Cadence




Figure 4. Level Shifted Waveform in Cadence




Figure 5. Power Spectral Graph of Proposed Circuit

| Parameter | Conventional LS | Proposed LS |
|----------------------|-----------------|-------------|
| Type of technology | 350 nm | 180 nm |
| Type | Comparator | DCVS |
| V _{DD} (V) | 0.4, | 0.23, |
| f _{IN} (Hz) | 10 kHz | 1 kHz |
| V _{DDL} (V) | 0.23 V | 0.2 V |
| V _{DDH} (V) | 3 V | 2.5 V |
| Static Power (nW) | 58 nW | 115.3 pW |

Table 1. Performance Comparison Table

The power dissipation of the proposed LS circuit can be expressed as

$$\begin{aligned}
 P &= P_{dyn} + P_{int} \\
 &= CL V_{DDH} f_{IN} + I_{AVG} V_{DDH} \quad (1)
 \end{aligned}$$

where I_{AVG} is the average current flowing through the circuit.

V. CONCLUSION

Cite this article as: T Arthi, N Preetha. "A Level-up Shifter using MTCMOS Technique for Power Minimization." *International Conference on Systems, Science, Control, Communication, Engineering and Technology (2015):* 155-158. Print.

The proposed level shifter circuit with MTCMOS circuit is presented and it is simulated in Cadence Virtuoso tool. The proposed circuit with MTCMOS technique is implemented in 180-nm CMOS technology. The static power dissipation achieved was 115.3 pW with the supply voltage of 0.2 V.

REFERENCES

- [1]. J. C. Chi, H. H. Lee, S. H. Tsai, and M. C. Chi,(2007), “ Gate level multiple supply voltage assignment algorithm for power optimization under timing constraint”, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 6, pp. 637–648.
- [2]. T.-H. Chen, J. Chen, and L. T. Clark, (2006),” Sub-threshold to above threshold level shifter design, J. Low Power Electron., vol. 2, no. 2, pp. 251–258.
- [3]. K.-H. Koo, J.-H. Seo, M.-L. Ko, and J.-W. im, (2005),”A new level-up shifter for high speed and wide range interface in ultra deep sub-micron,” in Proc. IEEE Int. Symp. Circuits Syst., Kobe,Japan, pp. 1063– 1065.
- [4]. S. N. Wooters, B. H. Calhoun, and T. N. Blalock,(2010),” An energy-efficient subthreshold level converter in 130- nm CMOS”, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 4, pp. 290– 294.
- [5]. A. Chavan and E. MacDonald, “Ultra low voltage level shifters to interface sub and super threshold reconfigurable logic cells”, in Proc. IEEE Aerosp. Conf., 2008, pp. 1–6.
- [6]. A. Hasanbegovic and S. Aunet, “Low-power subthreshold to above threshold level shifter in 90 nm process”, in Proc. NORCHIP Conf., Trondheim, Norway, 2009, pp. 1–4.
- [7]. S. Lütke-meier and U. Rückert, “A subthreshold to above-threshold level shifter comprising a wilson current mirror”, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 9, pp. 721– 724, Sep. 2010.
- [8]. Y. Osaki, T. Hirose, N. Kuroki, and M. Numa,” A low-power level shifter with logic error correction for extremely low-voltage digital CMOS LSIs, IEEE J. Solid-State Circuits, vol.47, no. 7, pp. 1776–1783, Jul. 2012.
- [9]. T. Hirose N. Kuroki, M. Numa and Y. Osaki,(2011), A level shifter circuit design by using input/output voltage monitoring technique for ultra-low voltage digital CMOS LSIs, in Proc. NEWCAS Conf., pp. 201–204.
- [10]. D. Blaauw ,Y. Kim, and D. Sylvester, (2011),”LC2 : Limited Contention level converter for robust wide-range voltage conversion, in Dig. Symp. VLSI Circuits, pp. 188–189.