Efficient Design of FFT Module Using Dual Edge Triggered Flip Flop and Clock Gating

R Preyadharan¹, A Tamilselvan²

^1,2Knowledge Institute of Technology, Salem, Tamil Nadu.

Abstract

In this paper, an approach to develop Fast Fourier Transform (FFT) module is with the help of the architecture level and system level is proposed. OFDM is used in many communication systems such as high data rate mobile wireless communication. In the OFDM architecture, FFT is used to modulate the data where it is converted from time domain to frequency domain at the receiver and IFFT converts frequency domain to time domain at the transmitter. Both transforms are same; the only difference is the twiddle factors in each being the complex conjugate of one another. FFT is efficiently used to compute Discrete Fourier Transform (DFT) and its inverse. In this proposed system, FFT used in Orthogonal Frequency Division Multiplexing (OFDM) is realized using dual edge triggered flip flop (DETFF) instead of using single edge triggered flip flop traditionally in the architectural level and using the gated clocking for the input system in order to reduce the power consuming. Speed of processing is one of the important factors of the blocks in OFDM system. By using DETFF, it captures and propagate the data at both clock edges hence it is suitable for high data rate applications and also speed of FFT module can be increased. Power consuming in the design due to the clock dissipation by using the Clock Gating method to reduce the clock power. This proposed structure can modify the designs in both architectural structure and system level structure.

Keywords

• Fast Fourier Transform, OFDM Twiddle Factors, Dual Edge Triggered Flip flop, Clock Gating

Author's Profile

Author profile can be generated and linked through our partners World Book of Researchers. To include your profile online Click Here. After it is approved, please email to edlib @ asdf.res.in to create a link with all the papers.

• R Preyadharan : Profile
• A Tamilselvan : Profile

e-AID

Cite this Article as Follows

R Preyadharan, A Tamilselvan. Efficient Design of FFT Module Using Dual Edge Triggered Flip Flop and Clock Gating. International Conference on Innovative trends in Electronics Communication and Applications 2014. Vol. 1. Chennai: Association of Scientists, Developers and Faculties, 2014. 169-176. Print.