# **Electrical Characteristics Comparison Between** Single Gate SOI N-MOSFET And Double Gate SOI N-MOSFET **Using Silvaco Software**

FATIMA ZOHRA RAHOU

Faculty of Technology Tlemcen University Tlemcen, Algeria f rahou@yahoo.fr

Abstract— Investigation of electrical characteristics of single gate SOI MOSFET and double gate DG SOI MOSFET devices in order to compare their electrical characteristics using Silvaco software was done and presented in this paper. The comparisons were focused on four main electrical characteristics that are threshold voltage, saturation current, leakage current and subthreshold voltage. The device structures and the characteristics were constructed, examined and simulated using Silvaco-Atlas.Results were analyzed and presented to show that the electrical characteristics of DGMOSFET transistor are better than that SOI MOSFET transistor.

Keywords-Technology SOI, SOI MOSFET, DG SOI **MOSFET**, Silvaco Software.

#### I. INTRODUCTION

The CMOS transistor gate length scaling is projected to continue through 2016 down to the incredible 9 nm [1, 2].

Even if these dimensions can be realized using technological innovations, CMOS devices will suffer from a number of short channel effects, such as the threshold to here roll-off, the drain induced barrier lowering (DIBL) and the subthreshold swing all of which degrade the performance.

A number of solutions have been proposed to overcome these problems [1, 3]. Employing SOL chnology gives a good alternative to that miniaturization SOI technology allows the reduction of short channel effects that appear in nanometer devices (under 50nm rode) and also allows micronanometer devices (under electronic evolution to continue) electronic evolution to continue. MOSFETs had been very

New architectures using SOI MOSFETs had been very seriously considered to the teebulk MOSFET architecture. The double-gate SOI MOSFET is considered as a promising device for CMOS scaling to deep sub-100 nm, gate lengths has become any attractive for scaling CMOS devices down to nanonicer size [4].Double gate allows for higher bability compared with single gate SOI current MOSFE lower output conductance for analog application

#### SOI DEVICES FOR THE NANOMETRIC LENGTH II.

The Silicon-On-Insulator technology is a viable alternative to the mainstream Bulk architecture for the next technology nodes. In a SOI wafer the silicon active region, where devices

# A.GUEN.BOUAZZA, M.RAHOU, K.GHAFFOUR, B. BOUAZZA.

Faculty of Technology Tlemcen University Tlemcen, Algeria

are patterned, is separated from the sub-track include Separation of Mplantation thick oxide Of OXygen (SIMOX) [5], Zone Mering Recrystallization (ZMR) [6], Full Isolation (Porous Oxidized Silicon (FIPOS) [7], and Wafer Bonding (WB) [8]. In the second group, the semiconductor the is deposited directly onto an insulating substrate. This the case for Silicon On Sapphire insulating substrate. This the case for Silico (SOS) [9], and Silicon On Circonia (SOZ) [10].

Compared to ouk, the basic characteristic of SOI technology is the centration of the top active region from the underlying machinical substrate by a thick insulator layer difference leads to some advantages over bulk (Fig. 1). Th silicon [117.



Figure 1. Cross-section of a bulk and a SOI MOSFET. The SOI device is separated from the mechanical substrate by an insulating layer [12].

The main differences with the standard MOS of Fig.1 are:

- The vertical isolation protects the active region from many parasitic effects like radiation-induced photo-currents and latch-up;

- The isolation reduces the parasitic capacitances and leakage currents of the pn junctions.

- The lateral inter-device isolation in the SOI case does not need trenches or well formation;

Starting from an SOI wafer, many different types of MOS transistor can be obtained. The first classification is between the Single-Gate SOI MOSFET and the Multi-Gate SOI MOSFET. While the former has found a commercial application, the latter is still confined in the research area and will be described in a specific subsection.

# III. SINGLE-GATE SOI MOSFET

A MOS transistor designed on a SOI wafer has a crosssection like the one in Fig.2.



Figure 2. Schematic structure of a Single-Gate SOI MOSFET. A thick backoxide region separates the active area from the bulk contact, which, for SOI devices only, is often called back-gate contact [16].

Depending on the thickness of the top silicon layer ( $t_{SI}$ ), Single-Gate SOI MOSFETs can be further classified into two categories [13]:

• *Partially-Depleted (PD)*: if the active silicon body is thick enough to contain completely the depletion region in strong inversion.

• *Fully-Depleted (FD)*: if the fin thickness  $t_{SI}$  is so thin that the depletion region touches the bottom of the silicon body. Also the depths of the source and drain diffusions are limited by  $t_{SI}$ .



Figure 3. (A) - Fully depleted SOI MOSTER, (B) -Partially depleted SOI MOSTER [1] 4].

When the SOI process was presented [13], its higher cost limited its diffusion to the applications where radiation hardness was a main problem. With the continuous technological decorpment the IC designers were founding increasing issues in parasitic control and power consumptions. At the same time the research on SOI technology has increased exponentially and SOI has become an interesting alternative to the standard devices because of the reduced parasitic effects.

At the moment all the integrated circuits on SOI wafers use the Partially- Depleted structure because the technological process to create a "thick" body is much easier. The design rules of a PD-SOI MOS transistor are not very different from the bulk case and the scaling rules are almost the same, for example the doping concentration of the body must be increased while decreasing the gate length  $L_G$  to control the SCE.

On the contrary the FD-SOI MOSFET is quite different from the bulk transistor .The FD concept is applied not only to Single-Gate but also to Multiple Gates devices.

## IV. DOUBLE-GATE MOSFETS

The advancement in the MOS technology has allowed the creation of devices with multiple gate contacts, like the Double-Gate MOSFET or the Trigate [13]. All these devices take advantage of the fully-depleted behavior. Thanks to the combination of thin  $t_{SI}$  and multiple gate contacts the control of the body by the gate voltage is greatly enhanced and the short-channel effects are reduced in comparison with single-gate devices. The Double-Gate SOI MOSCHT is the most common example of multi-gate transition and the research about it has increased in the last years.



Figure 4. A Schematic diagram of Double Gate SOI MOSFET [15]

The DG SOI MOSFET is of the same material as the bulk MOSFET, i.e., silicon, but has a different structure. It offers better control of short-channel effects (SCE) control [16] arising from the use of two gates with an ultra-thin body (UTB); and high drive current per device width resulting from high mobility due to low transverse electric field and higher inversion carrier density from the two channels. The DG SOI MOSFET need not require drastic changes in the existing CMOS process technology. Fig.4 shows a schematic of a DG SOI MOSFET. The thin channel is sandwiched between the two gates, one of which is buried in the SOI island. When the properties of both gates (gate work function, gate oxide thickness, and bias) are identical, the device is called a symmetric double-gate (SDG) MOSFET; otherwise, it is an asymmetric double-gate (ADG) MOSFET. While the electrical characteristics of the channel of the DG SOI MOSFET are promising, high source/drain resistance (RS/D) due to the thin silicon and difficulty in aligning the two gates cloud this device's future [16].

## V. DEVICE SIMULATION

Simulations of single gate SOI N MOSFET and double gate SOI N-MOSFET symmetrical device were performed by the SILVACO TCAD tools [17-18]. Typical values of the various transistors parameters used in these simulations are shown in Table I and Table II.

TABLE I. PARAMETERS OF SINGLE GATE SOI N-MOSFET TRANSISTOR

Symbol	Designation	Value
L <sub>D</sub> ,L <sub>S</sub>	Drain length, and Source length	10[nm]
L <sub>G</sub>	Gate length	10[nm]
Tox	Gate oxide thickness	1.5[nm]
T <sub>BOX</sub>	Buried oxide thickness	1.5[nm]
Tsi	Silicon film thickness	3[nm]
N <sub>A</sub>	Substrate concentration	1x10 <sup>18</sup> [cm-3]
N <sub>D</sub>	Drain and Source concentration	1x10 <sup>20</sup> [cm-3]

TABLE II. PARAMETERS OF DOUBLE GATE SOI N- MOSFET TRANSISTOR

Symbol	Designation	Value
L <sub>D</sub> ,L <sub>S</sub>	Drain length, and Source length	10[nm]
LG	Gate length	10[nm]
$T_{OX1} = T_{OX2}$	Gate oxide thickness	1 5[nm]
Tsi	Silicon film thickness	3 [nm]
NA	Substrate concentration	1x10 <sup>18</sup> [cm-3]
ND	Drain and Source concentration	$1 \times 10^{20} [\text{cm-3}]$

Fig.5, Fig.6 illustrates respectively the Device structure of the SOI N- MOSFET and Symmetrical DG SOI N- MOSFET.

Device structure of SOLN-MOSFET

SOIN

Figure 5. Device structure of the single gate

-010 4

MAIDRE

-----

The Fig. 7 represent the output characteristics ( $I_{DS}$  / $V_{DS}$ ) of SOI N-MOSFET and of DG SOI N-MOSFET transistors with  $V_{GS}$ =0.1V



Figure 8.  $I_{D8}\mbox{-}V_{GS}$  Characteristics for SOI N-MOSFET and DG SOI N-MOSFET

The saturation current  $J_{\text{SAT}}$  east liked significant in the DG SOI N-MOS compared to the SOI N-MOSFET transistor.

Figure 6 Darriss structure of the	www.atmin.ol.dowhlo.co	ata COLN MOCEET
Figure 6. Device structure of the S	symmetrical double g	ale SULIN-MOSFEL.

J'

The leakage current output is IDS\_leakage=0.0181533A in SOI N-MOSFET and  $b_S$  leakage=0.00119583A in DG SOI N-MOSFET at  $V_{GS}$  = 0V and  $V_{DS}$  =3.3V (Fig. 9 and Fig. 10).



Figure 9. The leakage current output of SOI N-MOSFET.



From Fig. 11 and Fig. 12, it is observed that subthreshold slope of 0.292386 V/decade is in SOI N-MOSFET and 0.124954 V/decade in DGSOI N-MOSFET at  $V_{DS}$ = 0.1V.



Fig. 12. IDS-VGS subthreshold voltage of DG SOI N-MOSFET.

# VI. CONCLUSION

The comparison of electrical characteristics of single gate SOI NMOSFET with double gate DG SOI N-MOSFET was done successfully.

It is concluded that of DG SOI NMOSFET has lower leakage current than SOI N-MOSFET. The threshold voltage of DG SOI N-MOSFET is better than those corresponding to SOI N-MOSFET and the saturation current bsat east liked significant in the DG SOI NMOS compared to the SOI N-MOSFET transistor.

At the end of this paper, we observe that simulation results we obtained are comparable to the results encountered in theory and are thus considered very promising and satisfactory.

#### REFERENCES

- [1] Ali A. Orouji a, M. Jagadesh Kumar, "A new symmetrical double gate nanoscale MOSFET with asymmetrical side gates for electrically induced source/drain",
- Microelectronic Engineering 83 (2006) 409–414
  [2] International SEMATECH, Intl. Technology Roadmap for Semicoductor (ITRS), Available at: <a href="http://public.itrs.net">http://public.itrs.net</a>>.
- [3] A. Chaudhry, M.J. Kumar, IEEE Trans. Dev. Mater. Reliab. 4
- (March) (2004) 99-109.
- [4] Gaurav Sahgel ,Garima Bandhawakar Wakhle," NUMERICAL ANALYSIS OF A DOUBLE-GATE MOSFET WITH DOPING ", Journal of Electron Devices, Vol. 10, 2011, pp. 438-443
- [5] D. Kahng, "A historical perspective on the development of MOS transistors and related devices," *IEEE Trans. Electron Devices*, vol. 23, no. 7, p. 655, July 1976.
- [6] Gordon E. Moore, "Cramming more components onto integrated circuits", Electronics, Vol. 38, No. 8, 1965
- [7] The International Technology Roadmap for Semiconductors www.itrs net
- www.edito.asdr.es.in [8] Chung Tsung Ming, PhD thesis: "Simulation, Fabrication and Characterization of Advanced MOSFETs: Graded-Channel and Multiple-Gate Devices in SOI Technology for Analog a Applications", Université Catholique de Louvain, Louve RF Neuve, Belgium, April 2007
- [9] Isabelle BERTRAND, thèse « Réalisation de structures silicitum-sur-isolant partielles pour applications aut silicité de puissance » Institut National des Sciences Appliquées de Toulouse 2006.
- Journal of Applied Physics, Vi. Contention-on-insulator . Celler, S. Cristoloveanu, "Frontiers of School-on-insulator . [10] Journal of Applied Physics, vol. 93,
- [11] Jean-Pierre Colinge, Silicon-on-ip To VLSI, Kluwer Academic Publishe, 1991.
- [12] Bertrand Parvais, thesis, Nonineer Devices Characterization and Micromachining Techniques for RF Integrated Circuits, Université Catholique ouvain, Louvain - la- Neuve, December 2004.
- [13] Simone Eminente Modelling and characterization of decananometric lectronic devices' .University of Bologna,2007.
  - rato.cib.unibo.it/463/1/Tesi PhD Eminente.pdf http://amsd
- [14] J.P Silicon on insulator technology: materials to VL 2n edition, Kluwer Academic Publishers, 1997.
- [15] I.M. Kostic,"Radiorehnicki sklopovi i arhitekture", Pergamena, Podgorica, 1996
- CHOWDHURY, [16] MURSHED thesis" PHYSICAL М. ANALYSIS, MODELING, AND DESIGN OF NANOSCALE DOUBLE-GATE MOSFETS WITH GATE-SOURCE/DRAIN
- UNDERLAP", UNIVERSITY OF FLORIDA 2006. [17] Silvaco, "ATLAS User's Manual, Device Simulation Software", Silvaco, September, 2004.

[18] Silvaco, "ATHENA User's Manual, 2D Process Simulation Software", Silvaco, August, 2004.

51