



ISBN	978-81-929866-5-4
Website	icca.co.in
Received	14 – March– 2016
Article ID	ICCA012

VOL	05
eMail	icca@asdf.res.in
Accepted	02 - April – 2016
eAID	ICCA.2016.012

An adjustable Comparator for 2-bit/step SAR ADC Configuring with multiple samples per second in 40nm CMOS

A Gouthaman¹, I Vatsalapriya²

¹PG Student Assistant, ²Professor, Department of ECE, Meenakshi College of Engineering, Chennai, Tamilnadu, India

Abstract: A low-power 2-bit/step operation technique is proposed which uses dynamic threshold configuring comparator instead of multiple digital-to-analog converters (DACs). Power and area overhead is minimized by successively activated comparators. The comparator threshold is configured by simple V_{cm} biased current source, which keep the ADC free from power supply variations over 10%. To implement power efficient and high performance analog-to-digital converters the designers are urged to design an optimized dual tail comparator. In this paper, It is shown that in the proposed dual tail comparator both the power and delay time is significantly reduced.

Keywords: Successive Approximation Register (SAR), high speed analog to digital converter (ADC), Dynamic threshold comparator, Dual tail comparator.

I. INTRODUCTION

To Provide ubiquitous computing, demand for low power circuits is expanding. Handheld mobile devices such as smartphones communicate with a server to provide various functions. However, in the future, smartphones will also connect to other hardware devices, such as medical devices and sensor nodes, as well [1]. Such ubiquitous computing will create more innovative applications but there are severe challenges in hardware design. As the wireless traffics predicted to increase massively, the power consumption of wireless circuits is to increase simultaneously as well, far beyond the growth of battery capacity. Therefore, we focus on designing low-powered analog-to-digital converters (ADCs)

Many low-power ADCs for radios and sensor nodes has been proposed, most using the successive-approximation register (SAR) ADC architecture [2]–[4]. This architecture has a superior power efficiency compared with the other architectures which use power-hungry op-amps. A number of highly power efficient designs has been presented at low-speed domains. By improving the charge-redistribution digital-to-analog converters (DACs) [2] and using 500 Af unit capacitors in the DAC [3], analog power consumption was reduced significantly. SAR ADC can achieve high power efficiency at a high resolution by designing reconfigurable comparators [4] and majority voting [5]. Although in most of the research, the operating speed is within sensor application and insufficient for radio requirements which often demand ADCs operating over few tens of MS/s. The SAR ADC has a bottleneck of speed, because the SAR search algorithm requires n clock cycles to obtain an n bit resolution. We have worked on improving the speed of lowpower SAR ADCs in the past, by optimizing the delay time of each cycle. However, the speed increased by only 20% [6]. Considering that SAR ADC consumes only dynamic power, time interleaving will be a good way to provide high-speed operation [7]. In this paper, a comprehensive analysis about the delay of dynamic comparators has been presented for various architectures. Furthermore, based on the dual tail structure proposed in [10], a new dynamic comparator is presented, which does not require boosted voltage or stacking of

This paper is prepared exclusively for International Conference on Computer Applications 2016 [ICCA 2016] which is published by ASDF International, Registered in London, United Kingdom under the directions of the Editor-in-Chief Dr Gunasekaran Gunasamy and Editors Dr. Daniel James, Dr. Kokula Krishna Hari Kunasekaran and Dr. Saikishore Elangovan. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage, and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honoured. For all other uses, contact the owner/author(s). Copyright Holder can be reached at copy@asdf.international for distribution.

2016 © Reserved by Association of Scientists, Developers and Faculties [www.ASDF.international]

Cite this article as: A Gouthaman, I Vatsalapriya. "An adjustable Comparator for 2-bit/step SAR ADC Configuring with multiple samples per second in 40nm CMOS". *International Conference on Computer Applications 2016*: 59-63. Print.

too many transistors. Merely by adding a few minimum-size transistors to the conventional dual tail dynamic comparator, latch delay time is profoundly reduced. This modification also results in considerable power savings when compared to the conventional dynamic comparator and dual tail comparator.

II. Architecture Model

A. 2-bit/Step With Dynamic Threshold Comparators

2-bit/step ADC with successively activated comparators (SAC) and the block diagram and operation concept is shown in Fig. 2. After the external sampling clock (CLK ext) sets down, an SA cycle 1 starts by rising ϕ_{CP1} and CP1 decides the first bit (OUTCP1). After the first bit decision, VTH comp of CP2 (VTHCP2) is set and reflects the result of OUTCP1. In this case OUTCP1 is 1, thus VTHCP2 is set to $12/16 V_{ref}$ and the second bit (OUTCP2) is decided. In the proposed ADC, the 2-bit quantizer operates like a binary-search ADC [8], where the second comparator is activated reflecting the preceding comparator's results.

Because the second comparator threshold is configured dynamically every cycle, only two comparators are required instead of three. The register units (Cyc. N reg.) and a synchronous internal clock generator (Clock gen.) are custom designed dynamic logic cells and specific details are discussed in [9]. The results of SA cycle 1 are stored in MSB and 2ndMSB registers, respectively.




Fig. 1. Proposed 2-bit/step SAR ADC with successively activated comparators Block diagram.

Fig. 2. Operation of dynamic threshold comparator in SAR ADC





Fig. 3. Schematic diagram of the conventional dual tail dynamic comparator

Cite this article as: A Gouthaman, I Vatsalpriya. "An adjustable Comparator for 2-bit/step SAR ADC Configuring with multiple samples per second in 40nm CMOS". *International Conference on Computer Applications 2016*: 59-63. Print.

B. Conventional Dual tail Dynamic Comparator

A conventional dual tail comparator is shown in Fig. 3 [10]. Which has comparatively less power consumption. This topology has less stacking and therefore can operate at lower supply voltages compared to the conventional dynamic comparator. The double tail enables both a large current in the latching stage and wider M_{tail2} , for fast latching independent of the input common-mode voltage (V_{cm}), and a small current in the input stage (small M_{tail1}), for low offset [10]. The operation of this comparator is as follows (see Fig. 4).

During reset phase ($CLK = 0$, M_{tail1} , and M_{tail2} are off), transistors $M3$ - $M4$ pre-charge f_n and f_p nodes to VDD , which in turn causes transistors $MR1$ and $MR2$ to discharge the output nodes to ground. During decision-making phase ($CLK = VDD$, M_{tail1} and M_{tail2} turn on), $M3$ - $M4$ turn off and volt-ages at nodes f_n and f_p start to drop with the rate defined by $I_{M_{tail1}}/C_{fn}(p)$ and on top of this, an input-dependent differential voltage $_Vfn(p)$ will build up.

The intermediate stage formed by $MR1$ and $MR2$ passes $Vfn(p)$ to the cross coupled inverters and also provides a good shielding between input and output, resulting in reduced value of kick back noise [10].

III. Proposed Dual Tail Dynamic Comparator

Fig. 5 demonstrates the schematic diagram of the proposed dynamic dual tail comparator. Due to the better performance of dual tail architecture in low-voltage applications, the proposed comparator is designed based on the dualtail structure.

The main idea of the proposed comparator is to increase $_Vfn/f_p$ in order to increase the latch regeneration speed. For this purpose, two control transistors ($Mc1$ and $Mc2$) have been added to the first stage in parallel to $M3/M4$ transistors but in a cross-coupled manner [Fig. 3].

A. Operation of the Proposed Comparator

The operation of the proposed comparator is as follows. During reset phase ($CLK = 0$, M_{tail1} and M_{tail2} are off, avoiding static power), $M3$ and $M4$ pulls both f_n and f_p nodes to VDD , hence transistor $Mc1$ and $Mc2$ are cut off. Intermediate stage transistors, $MR1$ and $MR2$, reset both latch outputs to ground.

During decision-making phase ($CLK = VDD$, M_{tail1} , and M_{tail2} are on), transistors $M3$ and $M4$ turn off. Furthermore, at the beginning of this phase, the control transistors are still off (since f_n and f_p are about VDD). Thus, f_n and f_p start to drop with different rates according to the input voltages.

Suppose $V_{INP} > V_{INN}$, thus f_n drops faster than f_p , (since $M2$ provides more current than $M1$). As long as f_n continues falling, the corresponding pMOS control transistor ($Mc1$ in this case) starts to turn on, pulling f_p node back to the VDD ; so another control transistor ($Mc2$) remains off, allowing f_n to be discharged completely.

In other words, unlike conventional dual tail dynamic comparator, in which $_Vfn/f_p$ is just a function of input transistor trans conductance and input voltage difference, in the proposed structure as soon as the comparator detects that for instance node f_n discharges faster, a pMOS transistor ($Mc1$) turns on, pulling the other node f_p back to the VDD . Therefore by the time passing, the difference between f_n and f_p ($_Vfn/f_p$) increases in an exponential manner, leading to the reduction of latch regeneration time.

Despite the effectiveness of the proposed idea, one of the points which should be considered is that in this circuit, when one of the control transistors (e.g., $Mc1$) turns on, a current from VDD is drawn to the ground via input and tail transistor (e.g., $Mc1$, $M1$, and M_{tail1}), resulting in static power consumption.

IV. Simulation Results

In order to compare the proposed comparator with the conventional and double-tail dynamic comparators, all circuits have been simulated.




Fig.4. Simulation result of dynamic threshold comparator




Fig.5. Simulation result of proposed dynamic dual tail comparator

Fig. 5 demonstrates the schematic diagram of the proposed dynamic dual tail comparator which is applied in SAR ADC to the application of phase generator.




Fig.6 Simulation result of proposed comparator with SARADC

Cite this article as: A Gouthaman, I Vatsalpriya. "An adjustable Comparator for 2-bit/step SAR ADC Configuring with multiple samples per second in 40nm CMOS". *International Conference on Computer Applications 2016*: 59-63. Print.

From the figure.6, the proposed method of comparator (dual tail comparator) which has applied to the SAR ADC can be clear with power consumption and time delay.

Conclusion

In this paper, we presented a analysis of dual tail comparator in SAR ADC in terms of power, area and delay. Both comparators namely conventional threshold dynamic comparator and conventional dual tail dynamic comparators were analyzed. By Compared with conventional threshold configuring techniques, the proposed method can generate large comparator offset with small power.

The design method of the variable current source was presented and the power supply noise immunity was studied. The effect was confirmed by measurement and ADC had immunity against power supply variation of over 10%. Therefore this method can applied to the various applications of SAR ADC in which have already applied in Phase generator. With the proposed techniques, the ADC achieved over 50% speed improvement and achieved power efficiency competing with the state-of-the-art works.

References

1. J. Rabaey, "The swarm at the edge of the cloud—A new perspective on wireless," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2011, pp. 6–8.
2. M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E. A. M. Klumperink, and B. Nauta, "A 10-bit charge-redistribution ADC consuming 1.9 μ W at 1MS/s," IEEE J. Solid-State Circuits, vol. 45, no. 5, pp. 1007–1015, May 2010.
3. A. Shikata, R. Sekimoto, T. Kuroda, and H. Ishikuro, "A 0.5V 1.1 MS/sec 6.3fJ/conversion-step SAR-ADC with tri-level comparator in 40 nm CMOS," IEEE J. Solid-State Circuits, vol. 47, no. 4, pp. 1022–1030, Apr. 2012.
4. P. Harpe, Y. Zhang, G. Dolmans, K. Philips, and H. de Groot, "A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-to-16fJ/conversionstep," in IEEE ISSCC Dig. Tech. Papers, Feb. 2012, pp. 472–473.
5. P. Harpe, E. Cantatore, and A. van Roermund, "A 2.2/2.7fJ/conversionstep10/12b 40kS/s SAR ADC with data-driven noise reduction," in IEEE ISSCC Dig. Tech. Papers, Feb. 2013, pp. 270–271.
6. R. Sekimoto, A. Shikata, T. Kuroda, and H. Ishikuro, "A 40nm 50S/s-8MS/s ultra low voltage SAR ADC with timing optimized asynchronous clock generator," in Proc. IEEE ESSCIRC, Sep. 2011, pp. 471–474.
7. D. Stepanovic and B. Nikolic, "A 2.8GS/s 44.6mW time-interleaved ADC achieving 50.9dB SNDR and 3dB effective resolution bandwidth of 1.5GHz in 65nm CMOS," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2012, pp. 84–85.
8. G. Van der Plas and B. Verbruggen, "A 150 MS/s 133 uW 7 bit ADC in 90 nm digital CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2631–2640, Dec. 2008.
9. A. Shikata, R. Sekimoto, K. Yoshioka, T. Kuroda, and H. Ishikuro, "A 4-10bit, 0.4-1V power supply, power scalable asynchronous SAR-ADC in 40nm-CMOS with wide operating range SAR controller," Trans. IEICE, vol. 96, no. 2, pp. 443–452, Feb. 2013.
10. D. Shinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, "A dual tail latch-type voltage sense amplifier with 18ps Setup+Hold time," in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, Feb. 2007, pp. 314 – 315.