Efficient Design of FFT Module Using Dual Edge Triggered Flip Flop and Clock Gating.

R.Preyadharan, PG scholar, Knowledge Institute of Technology, Salem, Tamil Nadu

A.Tamilselvan, Assistant Professor, Knowledge Institute of Technology, Salem, Tamil Nadu.

Abstract -- In this paper, an approach to develop Fast Fourier Transform (FFT) module is with the help 🗗 architecture level and system level is proposed. OFDM is used in many communication systems such as high da mobile wireless communication. In the OFDM architecture, FFT is used to modulate the data where a is ` from time domain to frequency domain at the receiver and IFFT converts frequency domain to the domain at the transmitter. Both transforms are same; the only difference is the twiddle factors in each being con plex conjugate of one another. FFT is efficiently used to compute Discrete Fourier Transform (DFT) and itain . In this proposed system, FFT used in Orthogonal Frequency Division Multiplexing (OFDM) is realized us g dhal edge triggered flip flop (DETFF) instead of using single edge triggered flip flop traditionally in the archit tural level and using the Speed of processing is one of the gated clocking for the input system in order to reduce the power consuming important factors of the blocks in OFDM system. By using DETFF, it captured an propagate the data at both clock edges hence it is suitable for high data rate applications and also speed of **F**T module can be increased. Power consuming in the design due to the clock dissipation by using the Clock Sating method to reduce the clock power. This proposed structure can modify the designs in both architectural structure and system level structure.

Index terms— Fast Fourier Transform, OFDM, Fiddh Factors, Dual Edge Triggered Flip flop, Clock Gating.

NTRODUCTION

As the usage of communication equipment increases, the demand for high data rate also increases. The increase in data rate causes distortion in the multipath channel. This leads to emerging multicarrier modulation techniques. This technique divides the high stream data into several low stream data to reduce the effects of distortion. But this technique baselow bandwidth efficiency and interchannel interference (ISI) due to the interval between the adjacent channels. OFDM uses the concept of orthogonality of subcarriers that provides high bandwidth efficiency and ISI which are the problems of multicarrier modulation technique. So OFDM is the solution for highdara ste communication problems.

OFDM is an encoding process that codes digital data on multi carrier frequencies. OFDM is used for digital communication whether it is wired or wireless. The application areas include digital television, audio broadcasting, DSL internet access, wireless networks, power line networks, mobile communications, and asymptotic digital subscriber line (ADSL), wireless local area network (WLAN), and multimedia communication services. OFDM based on the principle of orthogonality in which each subcarrier is orthogonal to one another.

This means that cross talk is eliminated between the sub channels and guard bands are not required. The essential component used in OFDM is Fast Fourier Transform (FFT). More communication systems require FFT wherever low power and high speed applications are needed. The FFT algorithm is efficient to compute DFT and IDFT. There are more possible architectures for DFT but butterfly based architecture (referred to as FFT) are most widely adoptable due to its less computation time. The butterfly diagram is shown in figure 1.

The sequential logic blocks such as flip flops are used to store data which includes either single edge triggered flip flop (SETFF) or dual edge triggered flip flop (DETFF). The difference between them is SETFF captures data during either positive edge or negative edge whereas DETFF captures data during both positive and negative edges. Thus DETFF increases data transmission rate. Optical wireless communication (OWC) system employs orthogonal frequency division multiplexing. The two existing methods are asymmetrically clipped optical OFDM and direct current biased optical OFDM. The performance of bit-error ratio is compared for different clipping levels and multilevel quadrature amplitude modulation schemes [1]. In OFDM, data bits are encoded to multiple sub carriers. It grows dramatically in the field of wireless and wired communication systems. OFDM results in maximum usage of bandwidth [2]. Mobile WiMAX uses an OFDMATM technology Radix-2² Algorithm is used for the OFDM communication system [3]. Folding transformation and reg minimization techniques are used to design FFT architecture. Parallel-pipelined real and complex value fourier transform architectures are used to reduce the operating frequency and power consumption development of the Fast Fourier Transform (FFT) algorithm, based on Decimation-In-Time (FTT) called Radix-4 DIT-FFT algorithm [5]. FFT algorithm is used in linear filtering, correlation and spectrum analysis. FFT algorithm can be performed in two ways those are Decimation-In-Time (DIT) and Decimation-In-Frequency (DIF) .Speed of both of these FFT algorithms mainly rely on the multiplier Double Edge Triggered D-Flip Flop (DETFF) which is suitable for low power and high performance ations. DETFF is exiding designs [7]. Flip having less number of clocked transistors, lowest average power and least delay flop is an important component in digital circuits. Power distribution is reduced w switching activity by be minimized by making use of a incorporating the Dual Edge Triggered Flip Flop. Latency of the flip flop fast schematic latch [8].



Explort falsed dual-edge triggered sense-amplifier flip-flop has led to an improved common mode rejection rate [9]. Redundant transitions are eliminated by using discharge conditional technique [10]. Normally a design robusts of combination of combinational circuit and sequential circuit. The speed of design depends only on sequential circuit. The sequential circuits are commonly said to be flip flops and latches. The flip flops can be used for all memory operations. The speed of the design only depends on operating speed of sequential circuits. In sequential circuits a new design can be used as dual edge triggered flip flops.

Dual edge-triggered flip flops are suitable for low-power designs since they effectively enable a halving of the clock frequency. That is the main advantage of DETFF is it maintains a constant throughput only at half the clock frequency. A single-edge triggered flip flop can be implemented by two latches in series; a double edge-triggered flip flop can be implemented by two latches in saturd to be inverted

locally. The dual edge triggered flip flop does not have a template such that it can be achieved by using two D flip flops with a multiplexer, such that the clocking signal can be given positive edge for flip flop and negative edge for another flip flop. By this we can achieve a template for dual edge triggered flip flop. In the design by increasing the speed of sequential circuits, the processing speed of the design can be achieved. In this case by using a DETFF the speed and low power device can be implemented.



In a synchronous system, the operations on input data sequences produce the ou ence with some predetermined time relationship. This timing relationship of computations is control by flip-flops and latches flip-flops and latches store together using a global clock, as shown in figure 2. These clocked storage element values according to their inputs. This classification as flip flop and ba. ed on their behavior during the clock phases. A latch is level sensitive and a flip flop is edge sensiti on is transparent and propagates its input to the output during one clock cycle (clock either positive ve), whereas holding its value during the other clock phase. A flip flop captures its input and propaga to the output at a clock edge (rising or falling) and keeps the output constant at any other time. The design of storage element in sequential circuits is mainly depend on the clocking and circuit topology. As the paper targets mainly on synchronous system with edge-triggered clocking, only flip-flop is discussed Specifically dual edge-triggered flip-flops are used to improve the data rate. By using both the clock edges f flip flop to capture the data it further improves the latency and power efficiency. This type of data results in reduction of power.

2.1 Dual Edge Triggered Flip Flop Clock Palse

In digital system, synchronous cir operates depend on the synchronous clock. The clock provided to the circuit at regular interval of tin rcuit produces the output and changes their state at each instant of time. Thus the working of the m is controlled by the clock signal. If a set of gates and flip-flops are ynchronous circuits, the clock signal controls all gates and flip-flops to sample interconnected in a system of and store their input hronously. The clock is the major power consumer in the design. By utilizing the be reduced which will be result in operating speed and reducing delay. The clock clock power and oblem which arises at large number of input design. In that case buffers are used to skew is the or i m. In the DETFF it can use to capture data at both positive edge and negative edge of clock. overcom can perform operation at both edges of the clock. The DETFF can perform the operation within cycle compared to SETFF that operates at two clock cycle and also time of execution is half as

2

2.2 Dual Edge Triggered Flip Flop Characteristics

The proposed characterization is related to flip-flops used in high-performance data-path applications. In a typical pipeline stage the logic processes data supplied by triggering flip-flops and delivers the results to the capturing flip-flops. This logic path environment dictates the system performance. The characteristics of DETFF and SETFF are shown below. In this the clock cycle is described at first and the data input is shown next to the clock. The SETFF capture the data at only when the clock is at positive edge and idle for remaining edge but the DETFF capture the data at both the edges of clock. DETFF behaves differently in both the rising edge and falling edge in the clock. But SETFF fails to capture the data at negative edge of clock.

S.NO	Specification	SETFF	DETFF
1	No of flip flop used	1	2
2	No of registers	1	2
3	No of input & output buffers	2	2
4	Time for execution	6.216 ns	6.394 ns

Table.1 Comparison of SETFF and DETFF

Since the importance of designing low-power and high performance timing elements has been recognized, many latches and flip-flops have been designed. Hybrid-Latch Flip-Flop (HLFF) is a fastest flip-lop in negative setup time which provides smooth clock edge property, but power consumes is in large amount pecause of redundant problem of internal blocks. Conditional-Capture Flip- Flop (CCFF) is another high-performance flip-flop which can be used for elimination of redundancy of internal transformation to reduce power dissipation.

III. PROPOSED ARCHITECTURE

In this project we develop the FFT block using Dual Edge Triggered Nip Flop (DETFF). Normal Flip Flop captures the data in any one edge of the clock (positive edge clock or negative edge clock) but in DETFF the data is capture both edge of the clock (positive edge clock at the ative edge clock). So by using the DETFF in the pipeline architecture we reduce the time of execution. Twiddle factor is used in the design as a ROM so that the execution speed will be increased.



The travedge triggered flip flop was coded in the Verilog and verified using MODELSIM simulator. The input values are given through the variable'd'. The output is denoted in the variable 'q'. The simulation result is displayed in figure 5. In this output Figure data capture in the positive and negative edge has monitored. Input value d=0 and clk=positive edge then output is q=0 then change the input value is o to 1 obviously the output has changed in 1 in the negative edge of clk. Simulation result denotes positive edge data capturing and negative edge data capturing.

3.2 Input Sequence Of Design

The input in form of binary value is given in the MODELSIM by force as the input by selecting the input objects in the design. Figure 6 describes the input sequence of our design.

172

(es.)



Simulation output of 2-point radix-2 FFT butterfly structure

st 11/oib2

0000000000

(000000000000

3300 ns

+ 4

526 n

In this Figure 7 the must are a1,b1,c1,d1,ax,bx,cx,dx and the outputs are rebase, reexp, imgbase, imgexp, rebase1, reexp1, imgbr se1, imgexp1. The number of 2-point radix-2 FFT structure used as 8.

3.4 Simulation Accut For 4-Point Radix 2 FFT

The second stage of the 8-point radix 2 FFT design is 4-point FFT. The first stage output has given has an input of this stage. Some 2-point outputs are multiplied to the twiddle factor values. Multiplied output and all other first stage outputs are forwarded to second stage that is the 4-point butterfly structure. The simulation output is



to 3793 ns

www.icieca.in

173

Fig.8 Simulation output of the 4-point FFT butterfly structure

3.5 Simulation Output Of The 8-Point FFT

This is the third and final stage of our design. The second stage output is forwarded to an input of this stage. The output of the final stage is displayed in figure 9.

A. Point Radix 2 FFT

All input values are given has 1.so the output of our design is 8 0 0 0 0 0 0 0. This value is verified using the MATLAB program.

	coutie3	0000011000	00000011000
>> /st_11/	pout	00000001000	0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
/st_11/	poute	00000000000	00000000000
/st_11/	pouti	00000000000	0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
>> /st_11/	poutie	00000000000	0000000000
🧈 /st_11/	poul1	00000000000	
- /st_11/	poute1	00000011000	00000011000
<pre>/st_11/</pre>	pouti1	00000000000	(0000, 400000
/st_11/	poutie1	00000011000	00000011000
/st_11/	pout2	00000000000	Oxxxxxxxxxxx (0000000000)
/st_11/	poute2	00000000000	000000000000000000000000000000000000000
/st_11/	pouti2	00000000000	0.00000000 (0000000° 10
Ast_11/	poutie2	00000000000	0000000000
2 /st_11/	pout3	0000000000	00 000 sim:/st
2 /st_11/	poute3	00000011000	00000011000 No Data
/st_11/	pouti3	00000000000	(00000000000000000000000000000000000000
/st_11/	poutie3	00000011000	00000011000
/st_11/	pout4	00000000000	0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
/st_11/	poute4	00000000000	000000/0.*0
/st_11/	pouti4	00000000000	Oxeen year ver (0' 000000000
Ast_11/	poutie4	00000000000	0070, 70, 70
2 /st_11/	pout5	00000000000	
2 /st 11/	ooute5	01111101000	017 (1) 10

Fig.9 Simulation output of the spoilt FFT butterfly structure

B. Synthesis Process

Xilinx is a tool used for the synthesis process. This is a final process to convert the normal Verilog code to RTL code. This RTL code is synthesized by Xilinx tool and it also generate the schematic diagram of our design. Figure 11 is the schematic of our design. This schematic consist of four 2-point butterfly structures and two 4-point butterfly structures and one 8-point radix2 FFT blocks and it also consist of 4 twiddle factor modules and 8 complex multiplier blocks.



• The synthesis report has follows

Selected Device: 3s100evq100-5 Number of Slices: 331 out of 960 34% Number of Slice Flip Flops: 444 out of 1920 23% Number of 4 input LUTs: 527 out of 1920 27% Number of bonded IOBs: 373 out of 66 565% (*) Number of GCLKs: 1 out of 24 4%

• Timing Summary

Speed Grade: -5

Mini period: 13.282ns (Max Frequency: 5.289MHz)

Minimum input arrival time before clock: 10.651ns

Maximum output required time after clock: 5.467ns

Maximum combinational path delay: 9.477ns.

CONCLUSION

The function of FFT block is very crucial in wireless application Normally any design can be realized in-terms of combination logic plus sequential element (most probably single edge flip flop). In our design we successfully realized FFT using double edge triggered lip flop instead of traditional single edge triggered flip flop. This method helps us capture data during four right and falling edge of the clock. The RTL code had been synthesis with Xilinx spartan3 family to achieve a maximum frequency of 75.289MHz. Since there is no predefined template available for Dual edge triggered Flip Flop in FPGA; so we achieved Dual edge triggering using two flip flops and 2:1 Mux. Even though it has increased area and timing while comparing to traditional single edge triggered flip flop based FMT; its reasonable tradeoffs since we able to capture date at ideal edge of clock. If same design implemented using latest ASIC Or FPGA Family (where DTFF is available) high area and timing optimization can beachievel.

REFERENCES

- [1] Svilen Dimiro Sinan Sinanovic, Harald Haas, "Clipping Noise in OFDM-Based Optical Wireless Communication Systems", IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 60, NO. 4, APRIL 2012
- [2] Nilesa Chide, Shreyas Deshmukh, Prof. P.B. Borole, "Implementation of OFDM System using IFFT and International Journal of Engineering Research and Applications (IJERA), Vol. 3, Issue 1, January -February 2013, pp.2009-2014.
 - K.Harikrishna, T. Rama Rao, Vladimir A. Labay, "FPGA Implementation of FFT Algorithm for IEEE 802.16e (Mobile WiMAX)", International Journal of Computer Theory and Engineering, Vol. 3, No. 2, April 2011.
- [4] Manohar Ayinala, Michael Brown, Keshab K. Parhi, "Pipelined Parallel FFT Architectures via Folding Transformation", IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 20, NO. 6, JUNE 2012.
- [5] Sudha Kiran G, Brundavani P, "FPGA Implementation of 256-Bit, 64-Point DIT-FFT Using Radix-4 Algorithm", International Journal of Advanced Research in Computer Science and Software Engineering, Volume 3, Issue 9, September 2013.

J. asotres. K

- [6] Mr. Abhishek Gupta, Mr. Amit Jain, Mr. Anand Vardhan Bhalla, Mr. Utsav Malviya, "Design Of High Speed FFT Processor Using Vedic Multiplication Technique", International Journal of Engineering Research and Applications, Vol. 2, Issue 5, September- October 2012, pp.1501-1504.
- [7] Ravi.T, Irudaya Praveen.D, Kannan.V, "Design and Analysis of High Performance Double Edge Triggered D-Flip Flop", International Journal of Recent Technology and Engineering, Volume-1, Issue-6, January 2013.
- [8] Dhivya.S.P, Nirmal Kumar.R, Vijayasalini.P, Dr. G. M. TamilSelvan, "Design of Low Power, Highly Performing Dual Edge Triggered Sense Amplifier Flip Flops", International Journal of Emerging Technology and Advanced Engineering, Volume 3, Issue 1, January 2013.
- [9] Myint Wai Phyu, Kangkang Fu, Wang Ling Goh, Kiat-Seng Yeo, "Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier Flip-Flops", IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 1, January 2011.
- [10] Ms. Tania Gupta, Mr. Rajesh Mehra, "Low Power Explicit Pulsed Conditional Discharge Double Edge Triggered Elip-Flop International Journal of Scientific & Engineering Research, Volume 3, Issue 11, November-2012.
- [11] Massoud Pedram, Qing Wu, Dept. Of Electrical Engineering-Systems University Of Southern California, "A New Dorgn Could be Edge Triggered Flip-Flops".
- [12] Shingo Yoshizawa, HirokazuIkeuchi, and Yoshikazu Miyanaga Graduate School of Information Scance and Technology, Hokkaido University, Japan, "Scalable Pipeline Architecture Of Mmse Mimo Detector For 4x4 Mimo-Ofdman eiver".
- [13] Marwan A. Jaber, Daniel Massicotte and Youssef Achouri University, "A Higher Radix FFT FPGA Inplementation Suitable for OFDM Systems".
- [14] S. H. Rasouli, A. Amirabadi, A. S. Seyedi and A. Afzali-Kusha, "Double Edge Triggered Feedback Flip
- [15] Andreas Dandalis and Viktor K.Prasanna, university of southern California, Los Angles, "Factor implementation of DFT using Configurable devices".